1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
|
/* $OpenBSD: mfivar.h,v 1.15 2006/05/15 23:20:57 marco Exp $ */
/*
* Copyright (c) 2006 Marco Peereboom <marco@peereboom.us>
*
* Permission to use, copy, modify, and distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
#define DEVNAME(_s) ((_s)->sc_dev.dv_xname)
#define MFI_DEBUG
#ifdef MFI_DEBUG
extern uint32_t mfi_debug;
#define DPRINTF(x...) do { if (mfi_debug) printf(x); } while(0)
#define DNPRINTF(n,x...) do { if (mfi_debug & n) printf(x); } while(0)
#define MFI_D_CMD 0x0001
#define MFI_D_INTR 0x0002
#define MFI_D_MISC 0x0004
#define MFI_D_DMA 0x0008
#define MFI_D_IOCTL 0x0010
#define MFI_D_RW 0x0020
#define MFI_D_MEM 0x0040
#define MFI_D_CCB 0x0080
#else
#define DPRINTF(x...)
#define DNPRINTF(n,x...)
#endif
struct mfi_mem {
bus_dmamap_t am_map;
bus_dma_segment_t am_seg;
size_t am_size;
caddr_t am_kva;
};
#define MFIMEM_MAP(_am) ((_am)->am_map)
#define MFIMEM_DVA(_am) ((_am)->am_map->dm_segs[0].ds_addr)
#define MFIMEM_KVA(_am) ((void *)(_am)->am_kva)
struct mfi_prod_cons {
uint32_t mpc_producer;
uint32_t mpc_consumer;
uint32_t mpc_reply_q[1]; /* compensate for 1 extra reply per spec */
};
struct mfi_ccb {
struct mfi_softc *ccb_sc;
union mfi_frame *ccb_frame;
paddr_t ccb_pframe;
uint32_t ccb_frame_size;
uint32_t ccb_extra_frames;
struct mfi_sense *ccb_sense;
paddr_t ccb_psense;
bus_dmamap_t ccb_dmamap;
union mfi_sgl *ccb_sgl;
uint32_t ccb_direction;
#define MFI_DATA_IN 0
#define MFI_DATA_OUT 1
struct scsi_xfer *ccb_xs;
void (*ccb_done)(struct mfi_softc *sc,
struct mfi_ccb *ccb);
volatile enum {
MFI_CCB_FREE,
MFI_CCB_READY,
MFI_CCB_QUEUED,
MFI_CCB_PREQUEUED
} ccb_state;
uint32_t ccb_flags;
#define MFI_CCB_F_ERR (1<<0)
TAILQ_ENTRY(mfi_ccb) ccb_link;
};
TAILQ_HEAD(mfi_ccb_list, mfi_ccb);
struct mfi_softc {
struct device sc_dev;
void *sc_ih;
struct scsi_link sc_link;
u_int32_t sc_flags;
bus_space_tag_t sc_iot;
bus_space_handle_t sc_ioh;
bus_dma_tag_t sc_dmat;
/* save some useful information for logical drives */
struct {
uint32_t ld_present;
quad_t ld_size; /* READ CAPICITY */
char ld_dev[16]; /* device name sd? */
} sc_ld[MFI_MAX_LD];
/* scsi ioctl from sd device */
int (*sc_ioctl)(struct device *, u_long, caddr_t);
/* firmware determined max and totals */
uint32_t sc_max_cmds;
uint32_t sc_max_sgl;
uint32_t sc_max_ld;
uint32_t sc_ld_cnt;
/* all commands */
struct mfi_ccb *sc_ccb;
/* producer/consumer pointers and reply queue */
struct mfi_mem *sc_pcq;
/* frame memory */
struct mfi_mem *sc_frames;
uint32_t sc_frames_size;
/* sense memory */
struct mfi_mem *sc_sense;
struct mfi_ccb_list sc_ccb_freeq;
};
int mfi_attach(struct mfi_softc *sc);
int mfi_intr(void *);
|
