summaryrefslogtreecommitdiff
path: root/sys/dev/mii/bmtphyreg.h
blob: bcec01ce60ad749736b3a8ffc2c27b00eef1f1ae (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
/*	$OpenBSD: bmtphyreg.h,v 1.2 2001/06/18 06:31:59 deraadt Exp $	*/
/*	$NetBSD: bmtphyreg.h,v 1.1 1998/08/10 23:58:39 thorpej Exp $	*/

/*-
 * Copyright (c) 2001 Theo de Raadt
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 */

#ifndef _DEV_MII_BMTPHYREG_H_
#define	_DEV_MII_BMTPHYREG_H_

#define	MII_BMTPHY_100RCVERR	0x12	/* 100base-X rcv error counter */

#define	MII_BMTPHY_FCSCR	0x13	/* 100base-X false carrier counter */

#define	MII_BMTPHY_100DISC	0x14	/* 100base-X rcv error counter */

#define	MII_BMTPHY_TXEQUAL	0x15	/* TX equalizer coefficient */

#define	MII_BMTPHY_TXEQCTRL	0x16	/* TX equalizer control */

#define	MII_BMTPHY_PTEST	0x17	/* PTEST */

#define	MII_BMTPHY_AUXC		0x18	/* Aux control/status */
#define	AUXC_FORCELINK		0x4000	/* */
#define	AUXC_AUTONEG		0x0010	/* */
#define	AUXC_FORCE100		0x0004	/* Force 100 indicator */
#define	AUXC_SP100		0x0002	/* SP100 indicator */
#define AUXC_FDX		0x0001	/* Full duplex indicator */

#define	MII_BMTPHY_AUXS		0x19	/* Aux status summary */
#define	AUXS_SP100		0x0008	/* */
#define	AUXS_LINKSTATUS		0x0004	/* */

#define MII_BMTPHY_AUX2		0x1b	/* aux mode 2 */
#define AUX2_TWOLNKLED		0x0004	/* Two link led mode */

#endif /* _DEV_MII_BMTPHYREG_H_ */