1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
|
/* $OpenBSD: miidevs.h,v 1.116 2010/03/26 01:33:54 sthen Exp $ */
/*
* THIS FILE AUTOMATICALLY GENERATED. DO NOT EDIT.
*
* generated from:
* OpenBSD: miidevs,v 1.113 2010/03/26 01:33:31 sthen Exp
*/
/* $NetBSD: miidevs,v 1.3 1998/11/05 03:43:43 thorpej Exp $ */
/*-
* Copyright (c) 1998 The NetBSD Foundation, Inc.
* All rights reserved.
*
* This code is derived from software contributed to The NetBSD Foundation
* by Jason R. Thorpe of the Numerical Aerospace Simulation Facility,
* NASA Ames Research Center.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
/*
* List of known MII OUIs
*/
#define MII_OUI_AMD 0x00001a /* AMD */
#define MII_OUI_REALTEK 0x000020 /* Realtek */
#define MII_OUI_VITESSE 0x0001c1 /* Vitesse */
#define MII_OUI_CICADA 0x0003f1 /* Cicada */
#define MII_OUI_CENIX 0x000749 /* CENiX */
#define MII_OUI_BROADCOM2 0x000af7 /* Broadcom */
#define MII_OUI_ASIX 0x000ec6 /* ASIX */
#define MII_OUI_BROADCOM 0x001018 /* Broadcom */
#define MII_OUI_3COM 0x00105a /* 3com */
#define MII_OUI_ALTIMA 0x0010a9 /* Altima */
#define MII_OUI_ENABLESEMI 0x0010dd /* Enable Semi. */
#define MII_OUI_ATHEROS 0x001374 /* Atheros */
#define MII_OUI_JMICRON 0x001b8c /* JMicron */
#define MII_OUI_LEVEL1 0x00207b /* Level 1 */
#define MII_OUI_VIA 0x004063 /* VIA Networking */
#define MII_OUI_MARVELL 0x005043 /* Marvell */
#define MII_OUI_LUCENT 0x00601d /* Lucent */
#define MII_OUI_QUALITYSEMI 0x006051 /* Quality Semi. */
#define MII_OUI_DAVICOM 0x00606e /* Davicom */
#define MII_OUI_SMSC 0x00800f /* Standard Microsystems */
#define MII_OUI_ICPLUS 0x0090c3 /* IC Plus */
#define MII_OUI_TOPICSEMI 0x0090c3 /* Topic Semi. */
#define MII_OUI_AGERE 0x00a0bc /* Agere */
#define MII_OUI_ICS 0x00a0be /* Integrated Circuit Systems */
#define MII_OUI_SEEQ 0x00a07d /* Seeq */
#define MII_OUI_INTEL 0x00aa00 /* Intel */
#define MII_OUI_TDK 0x00c039 /* TDK */
#define MII_OUI_MYSON 0x00c0b4 /* Myson */
#define MII_OUI_PMCSIERRA 0x00e004 /* PMC-Sierra */
#define MII_OUI_SIS 0x00e006 /* Silicon Integrated Systems */
#define MII_OUI_REALTEK2 0x00e04c /* Realtek */
#define MII_OUI_JATO 0x00e083 /* Jato Technologies */
#define MII_OUI_XAQTI 0x00e0ae /* XaQti */
#define MII_OUI_PLESSEYSEMI 0x046b40 /* Plessey Semi. */
#define MII_OUI_NATSEMI 0x080017 /* National Semi. */
#define MII_OUI_TI 0x080028 /* Texas Instruments */
/* in the 79c873, AMD uses another OUI (which matches Davicom!) */
#define MII_OUI_xxALTIMA 0x000895 /* Altima */
#define MII_OUI_xxAMD 0x00606e /* AMD */
#define MII_OUI_xxCICADA 0x00c08f /* Cicada (alt) */
#define MII_OUI_xxINTEL 0x00f800 /* Intel (alt) */
/* some vendors have the bits swapped within bytes
(ie, ordered as on the wire) */
#define MII_OUI_xxICS 0x00057d /* Integrated Circuit Systems */
#define MII_OUI_xxSEEQ 0x0005be /* Seeq */
#define MII_OUI_xxSIS 0x000760 /* Silicon Integrated Systems */
#define MII_OUI_xxBROADCOM 0x000818 /* Broadcom */
#define MII_OUI_xxTI 0x100014 /* Texas Instruments */
#define MII_OUI_xxXAQTI 0x350700 /* XaQti */
/* Level 1 is completely different - from right to left.
(Two bits get lost in the third OUI byte.) */
#define MII_OUI_xxLEVEL1a 0x0004de /* Level 1 */
#define MII_OUI_xxLEVEL1 0x1e0400 /* Level 1 */
/* Don't know what's going on here. */
#define MII_OUI_xxBROADCOM2 0x0050ef /* Broadcom */
#define MII_OUI_xxBROADCOM3 0x00d897 /* Broadcom */
#define MII_OUI_xxDAVICOM 0x006040 /* Davicom */
/* This is the OUI of the gigE PHY in the RealTek 8169S/8110S chips */
#define MII_OUI_xxREALTEK 0x000732 /* Realtek */
/* Contrived vendor for dcphy */
#define MII_OUI_xxDEC 0x040440 /* Digital Clone */
#define MII_OUI_xxMARVELL 0x000ac2 /* Marvell */
/*
* List of known models. Grouped by oui.
*/
/* AMD PHYs */
#define MII_MODEL_xxAMD_79C873 0x0000
#define MII_STR_xxAMD_79C873 "Am79C873 10/100 PHY"
#define MII_MODEL_AMD_79C875phy 0x0014
#define MII_STR_AMD_79C875phy "Am79C875 quad PHY"
#define MII_MODEL_AMD_79C873phy 0x0036
#define MII_STR_AMD_79C873phy "Am79C873 internal PHY"
/* Agere PHYs */
#define MII_MODEL_AGERE_ET1011 0x0004
#define MII_STR_AGERE_ET1011 "ET1011 10/100/1000baseT PHY"
/* Atheros PHYs */
#define MII_MODEL_ATHEROS_F1 0x0001
#define MII_STR_ATHEROS_F1 "F1 10/100/1000 PHY"
#define MII_MODEL_ATHEROS_F2 0x0002
#define MII_STR_ATHEROS_F2 "F2 10/100 PHY"
/* Altima PHYs */
#define MII_MODEL_xxALTIMA_AC_UNKNOWN 0x0001
#define MII_STR_xxALTIMA_AC_UNKNOWN "AC_UNKNOWN 10/100 PHY"
#define MII_MODEL_xxALTIMA_AC101L 0x0012
#define MII_STR_xxALTIMA_AC101L "AC101L 10/100 PHY"
#define MII_MODEL_xxALTIMA_AC101 0x0021
#define MII_STR_xxALTIMA_AC101 "AC101 10/100 PHY"
/* Broadcom PHYs */
#define MII_MODEL_xxBROADCOM_BCM5400 0x0004
#define MII_STR_xxBROADCOM_BCM5400 "BCM5400 1000baseT PHY"
#define MII_MODEL_xxBROADCOM_BCM5401 0x0005
#define MII_STR_xxBROADCOM_BCM5401 "BCM5401 10/100/1000baseT PHY"
#define MII_MODEL_xxBROADCOM_BCM5411 0x0007
#define MII_STR_xxBROADCOM_BCM5411 "BCM5411 10/100/1000baseT PHY"
#define MII_MODEL_xxBROADCOM_BCM5464 0x000b
#define MII_STR_xxBROADCOM_BCM5464 "BCM5464 10/100/1000baseT PHY"
#define MII_MODEL_xxBROADCOM_BCM5461 0x000c
#define MII_STR_xxBROADCOM_BCM5461 "BCM5461 10/100/1000baseT PHY"
#define MII_MODEL_xxBROADCOM_BCM5462 0x000d
#define MII_STR_xxBROADCOM_BCM5462 "BCM5462 10/100/1000baseT PHY"
#define MII_MODEL_xxBROADCOM_BCM5421 0x000e
#define MII_STR_xxBROADCOM_BCM5421 "BCM5421 10/100/1000baseT PHY"
#define MII_MODEL_xxBROADCOM_BCM5752 0x0010
#define MII_STR_xxBROADCOM_BCM5752 "BCM5752 10/100/1000baseT PHY"
#define MII_MODEL_xxBROADCOM_BCM5701 0x0011
#define MII_STR_xxBROADCOM_BCM5701 "BCM5701 10/100/1000baseT PHY"
#define MII_MODEL_xxBROADCOM_BCM5706 0x0015
#define MII_STR_xxBROADCOM_BCM5706 "BCM5706 10/100/1000baseT/SX PHY"
#define MII_MODEL_xxBROADCOM_BCM5703 0x0016
#define MII_STR_xxBROADCOM_BCM5703 "BCM5703 10/100/1000baseT PHY"
#define MII_MODEL_xxBROADCOM_BCM5750 0x0018
#define MII_STR_xxBROADCOM_BCM5750 "BCM5750 10/100/1000baseT PHY"
#define MII_MODEL_xxBROADCOM_BCM5704 0x0019
#define MII_STR_xxBROADCOM_BCM5704 "BCM5704 10/100/1000baseT PHY"
#define MII_MODEL_xxBROADCOM_BCM5705 0x001a
#define MII_STR_xxBROADCOM_BCM5705 "BCM5705 10/100/1000baseT PHY"
#define MII_MODEL_xxBROADCOM_BCM54K2 0x002e
#define MII_STR_xxBROADCOM_BCM54K2 "BCM54K2 10/100/1000baseT PHY"
#define MII_MODEL_xxBROADCOM_BCM5714 0x0034
#define MII_STR_xxBROADCOM_BCM5714 "BCM5714 10/100/1000baseT/SX PHY"
#define MII_MODEL_xxBROADCOM_BCM5780 0x0035
#define MII_STR_xxBROADCOM_BCM5780 "BCM5780 10/100/1000baseT/SX PHY"
#define MII_MODEL_xxBROADCOM_BCM5708C 0x0036
#define MII_STR_xxBROADCOM_BCM5708C "BCM5708C 10/100/1000baseT PHY"
#define MII_MODEL_xxBROADCOM2_BCM54XX 0x0007
#define MII_STR_xxBROADCOM2_BCM54XX "BCM54XX 10/100/1000baseT PHY"
#define MII_MODEL_xxBROADCOM2_BCM5481 0x000a
#define MII_STR_xxBROADCOM2_BCM5481 "BCM5481 10/100/1000baseT PHY"
#define MII_MODEL_xxBROADCOM2_BCM5482 0x000b
#define MII_STR_xxBROADCOM2_BCM5482 "BCM5482 10/100/1000baseT PHY"
#define MII_MODEL_xxBROADCOM2_BCM5755 0x000c
#define MII_STR_xxBROADCOM2_BCM5755 "BCM5755 10/100/1000baseT PHY"
#define MII_MODEL_xxBROADCOM2_BCM5787 0x000e
#define MII_STR_xxBROADCOM2_BCM5787 "BCM5787 10/100/1000baseT PHY"
#define MII_MODEL_xxBROADCOM2_BCM5708S 0x0015
#define MII_STR_xxBROADCOM2_BCM5708S "BCM5708S 1000/2500baseSX PHY"
#define MII_MODEL_xxBROADCOM2_BCM5709CAX 0x002c
#define MII_STR_xxBROADCOM2_BCM5709CAX "BCM5709CAX 10/100/1000baseT PHY"
#define MII_MODEL_xxBROADCOM2_BCM5722 0x002d
#define MII_STR_xxBROADCOM2_BCM5722 "BCM5722 10/100/1000baseT PHY"
#define MII_MODEL_xxBROADCOM2_BCM5784 0x003a
#define MII_STR_xxBROADCOM2_BCM5784 "BCM5784 10/100/1000baseT PHY"
#define MII_MODEL_xxBROADCOM2_BCM5709C 0x003c
#define MII_STR_xxBROADCOM2_BCM5709C "BCM5709 10/100/1000baseT PHY"
#define MII_MODEL_xxBROADCOM2_BCM5761 0x003d
#define MII_STR_xxBROADCOM2_BCM5761 "BCM5761 10/100/1000baseT PHY"
#define MII_MODEL_xxBROADCOM2_BCM5709S 0x003f
#define MII_STR_xxBROADCOM2_BCM5709S "BCM5709S 1000/2500baseSX PHY"
#define MII_MODEL_xxBROADCOM3_BCM57780 0x0019
#define MII_STR_xxBROADCOM3_BCM57780 "BCM57780 10/100/1000baseT PHY"
#define MII_MODEL_BROADCOM_BCM5400 0x0004
#define MII_STR_BROADCOM_BCM5400 "BCM5400 1000baseT PHY"
#define MII_MODEL_BROADCOM_BCM5401 0x0005
#define MII_STR_BROADCOM_BCM5401 "BCM5401 1000baseT PHY"
#define MII_MODEL_BROADCOM_BCM5411 0x0007
#define MII_STR_BROADCOM_BCM5411 "BCM5411 1000baseT PHY"
#define MII_MODEL_BROADCOM_3C905B 0x0012
#define MII_STR_BROADCOM_3C905B "3C905B internal PHY"
#define MII_MODEL_BROADCOM_3C905C 0x0017
#define MII_STR_BROADCOM_3C905C "3C905C internal PHY"
#define MII_MODEL_BROADCOM_BCM5221 0x001e
#define MII_STR_BROADCOM_BCM5221 "BCM5221 100baseTX PHY"
#define MII_MODEL_BROADCOM_BCM5201 0x0021
#define MII_STR_BROADCOM_BCM5201 "BCM5201 10/100 PHY"
#define MII_MODEL_BROADCOM_BCM5214 0x0028
#define MII_STR_BROADCOM_BCM5214 "BCM5214 Quad 10/100 PHY"
#define MII_MODEL_BROADCOM_BCM5222 0x0032
#define MII_STR_BROADCOM_BCM5222 "BCM5222 Dual 10/100 PHY"
#define MII_MODEL_BROADCOM_BCM5220 0x0033
#define MII_STR_BROADCOM_BCM5220 "BCM5220 10/100 PHY"
#define MII_MODEL_BROADCOM_BCM4401 0x0036
#define MII_STR_BROADCOM_BCM4401 "BCM4401 10/100baseTX PHY"
#define MII_MODEL_BROADCOM2_BCM5906 0x0004
#define MII_STR_BROADCOM2_BCM5906 "BCM5906 10/100baseTX PHY"
/* Cicada PHYs (now owned by Vitesse) */
#define MII_MODEL_xxCICADA_CS8201B 0x0021
#define MII_STR_xxCICADA_CS8201B "CS8201 10/100/1000TX PHY"
#define MII_MODEL_CICADA_CS8201 0x0001
#define MII_STR_CICADA_CS8201 "CS8201 10/100/1000TX PHY"
#define MII_MODEL_CICADA_CS8204 0x0004
#define MII_STR_CICADA_CS8204 "CS8204 10/100/1000TX PHY"
#define MII_MODEL_CICADA_VSC8211 0x000b
#define MII_STR_CICADA_VSC8211 "VSC8211 10/100/1000 PHY"
#define MII_MODEL_CICADA_CS8201A 0x0020
#define MII_STR_CICADA_CS8201A "CS8201 10/100/1000TX PHY"
#define MII_MODEL_CICADA_CS8201B 0x0021
#define MII_STR_CICADA_CS8201B "CS8201 10/100/1000TX PHY"
#define MII_MODEL_CICADA_CS8244 0x002c
#define MII_STR_CICADA_CS8244 "CS8244 10/100/1000TX PHY"
/* Davicom PHYs */
#define MII_MODEL_xxDAVICOM_DM9101 0x0000
#define MII_STR_xxDAVICOM_DM9101 "DM9101 10/100 PHY"
#define MII_MODEL_DAVICOM_DM9102 0x0004
#define MII_STR_DAVICOM_DM9102 "DM9102 10/100 PHY"
#define MII_MODEL_DAVICOM_DM9601 0x000c
#define MII_STR_DAVICOM_DM9601 "DM9601 10/100 PHY"
/* Contrived vendor/model for dcphy */
#define MII_MODEL_xxDEC_xxDC 0x0001
#define MII_STR_xxDEC_xxDC "DC"
/* Enable Semi. PHYs (Agere) */
#define MII_MODEL_ENABLESEMI_LU3X31FT 0x0001
#define MII_STR_ENABLESEMI_LU3X31FT "LU3X31FT"
#define MII_MODEL_ENABLESEMI_LU3X31T2 0x0002
#define MII_STR_ENABLESEMI_LU3X31T2 "LU3X31T2"
#define MII_MODEL_ENABLESEMI_88E1000S 0x0004
#define MII_STR_ENABLESEMI_88E1000S "88E1000S"
#define MII_MODEL_ENABLESEMI_88E1000 0x0005
#define MII_STR_ENABLESEMI_88E1000 "88E1000"
/* IC Plus PHYs */
#define MII_MODEL_ICPLUS_IP100 0x0004
#define MII_STR_ICPLUS_IP100 "IP100 10/100 PHY"
#define MII_MODEL_ICPLUS_IP101 0x0005
#define MII_STR_ICPLUS_IP101 "IP101 10/100 PHY"
#define MII_MODEL_ICPLUS_IP1000A 0x0008
#define MII_STR_ICPLUS_IP1000A "IP1000A 10/100/1000 PHY"
#define MII_MODEL_ICPLUS_IP1001 0x0019
#define MII_STR_ICPLUS_IP1001 "IP1001 10/100/1000 PHY"
/* Integrated Circuit Systems PHYs */
#define MII_MODEL_xxICS_1890 0x0002
#define MII_STR_xxICS_1890 "ICS1890 10/100 PHY"
#define MII_MODEL_xxICS_1892 0x0003
#define MII_STR_xxICS_1892 "ICS1892 10/100 PHY"
#define MII_MODEL_xxICS_1893 0x0004
#define MII_STR_xxICS_1893 "ICS1893 10/100 PHY"
/* Intel PHYs */
#define MII_MODEL_xxINTEL_I82553 0x0000
#define MII_STR_xxINTEL_I82553 "i82553 10/100 PHY"
#define MII_MODEL_INTEL_I82555 0x0015
#define MII_STR_INTEL_I82555 "i82555 10/100 PHY"
#define MII_MODEL_INTEL_I82562G 0x0031
#define MII_STR_INTEL_I82562G "i82562G 10/100 PHY"
#define MII_MODEL_INTEL_I82562EM 0x0032
#define MII_STR_INTEL_I82562EM "i82562EM 10/100 PHY"
#define MII_MODEL_INTEL_I82562ET 0x0033
#define MII_STR_INTEL_I82562ET "i82562ET 10/100 PHY"
#define MII_MODEL_INTEL_I82553 0x0035
#define MII_STR_INTEL_I82553 "i82553 10/100 PHY"
/* Jato Technologies PHYs */
#define MII_MODEL_JATO_BASEX 0x0000
#define MII_STR_JATO_BASEX "Jato 1000baseX PHY"
/* JMicron PHYs */
#define MII_MODEL_JMICRON_JMP211 0x0021
#define MII_STR_JMICRON_JMP211 "JMP211 10/100/1000 PHY"
#define MII_MODEL_JMICRON_JMP202 0x0022
#define MII_STR_JMICRON_JMP202 "JMP202 10/100 PHY"
/* Level 1 PHYs */
#define MII_MODEL_xxLEVEL1_LXT970 0x0000
#define MII_STR_xxLEVEL1_LXT970 "LXT970 10/100 PHY"
#define MII_MODEL_xxLEVEL1a_LXT971 0x000e
#define MII_STR_xxLEVEL1a_LXT971 "LXT971 10/100 PHY"
#define MII_MODEL_LEVEL1_LXT1000_OLD 0x0003
#define MII_STR_LEVEL1_LXT1000_OLD "LXT1000 10/100/1000 PHY"
#define MII_MODEL_LEVEL1_LXT1000 0x000c
#define MII_STR_LEVEL1_LXT1000 "LXT1000 10/100/1000 PHY"
/* Lucent PHYs */
#define MII_MODEL_LUCENT_LU6612 0x000c
#define MII_STR_LUCENT_LU6612 "LU6612 10/100 PHY"
#define MII_MODEL_LUCENT_LU3X51FT 0x0033
#define MII_STR_LUCENT_LU3X51FT "LU3X51FT 10/100 PHY"
#define MII_MODEL_LUCENT_LU3X54FT 0x0036
#define MII_STR_LUCENT_LU3X54FT "LU3X54FT 10/100 PHY"
/* Marvell PHYs */
#define MII_MODEL_xxMARVELL_E1000_5 0x0002
#define MII_STR_xxMARVELL_E1000_5 "88E1000 5 Gigabit PHY"
#define MII_MODEL_xxMARVELL_E1000_6 0x0003
#define MII_STR_xxMARVELL_E1000_6 "88E1000 6 Gigabit PHY"
#define MII_MODEL_xxMARVELL_E1000_7 0x0005
#define MII_STR_xxMARVELL_E1000_7 "88E1000 7 Gigabit PHY"
#define MII_MODEL_xxMARVELL_E1111 0x000c
#define MII_STR_xxMARVELL_E1111 "88E1111 Gigabit PHY"
#define MII_MODEL_MARVELL_E1000_1 0x0000
#define MII_STR_MARVELL_E1000_1 "88E1000 1 Gigabit PHY"
#define MII_MODEL_MARVELL_E1011 0x0002
#define MII_STR_MARVELL_E1011 "88E1011 Gigabit PHY"
#define MII_MODEL_MARVELL_E1000_2 0x0003
#define MII_STR_MARVELL_E1000_2 "88E1000 2 Gigabit PHY"
#define MII_MODEL_MARVELL_E1000S 0x0004
#define MII_STR_MARVELL_E1000S "88E1000S Gigabit PHY"
#define MII_MODEL_MARVELL_E1000_3 0x0005
#define MII_STR_MARVELL_E1000_3 "88E1000 3 Gigabit PHY"
#define MII_MODEL_MARVELL_E1000_4 0x0006
#define MII_STR_MARVELL_E1000_4 "88E1000 4 Gigabit PHY"
#define MII_MODEL_MARVELL_E3082 0x0008
#define MII_STR_MARVELL_E3082 "88E3082 10/100 PHY"
#define MII_MODEL_MARVELL_E1112 0x0009
#define MII_STR_MARVELL_E1112 "88E1112 Gigabit PHY"
#define MII_MODEL_MARVELL_E1149 0x000b
#define MII_STR_MARVELL_E1149 "88E1149 Gigabit PHY"
#define MII_MODEL_MARVELL_E1111 0x000c
#define MII_STR_MARVELL_E1111 "88E1111 Gigabit PHY"
#define MII_MODEL_MARVELL_E1116 0x0021
#define MII_STR_MARVELL_E1116 "88E1116 Gigabit PHY"
#define MII_MODEL_MARVELL_E1118 0x0022
#define MII_STR_MARVELL_E1118 "88E1118 Gigabit PHY"
#define MII_MODEL_MARVELL_E1116R 0x0024
#define MII_STR_MARVELL_E1116R "88E1116R Gigabit PHY"
#define MII_MODEL_MARVELL_E3016 0x0026
#define MII_STR_MARVELL_E3016 "88E3016 10/100 PHY"
/* Myson PHYs */
#define MII_MODEL_MYSON_MTD972 0x0000
#define MII_STR_MYSON_MTD972 "MTD972 10/100 PHY"
/* National Semi. PHYs */
#define MII_MODEL_NATSEMI_DP83840 0x0000
#define MII_STR_NATSEMI_DP83840 "DP83840 10/100 PHY"
#define MII_MODEL_NATSEMI_DP83843 0x0001
#define MII_STR_NATSEMI_DP83843 "DP83843 10/100 PHY"
#define MII_MODEL_NATSEMI_DP83815 0x0002
#define MII_STR_NATSEMI_DP83815 "DP83815 10/100 PHY"
#define MII_MODEL_NATSEMI_DP83847 0x0003
#define MII_STR_NATSEMI_DP83847 "DP83847 10/100 PHY"
#define MII_MODEL_NATSEMI_DP83891 0x0005
#define MII_STR_NATSEMI_DP83891 "DP83891 10/100/1000 PHY"
#define MII_MODEL_NATSEMI_DP83861 0x0006
#define MII_STR_NATSEMI_DP83861 "DP83861 10/100/1000 PHY"
#define MII_MODEL_NATSEMI_DP83865 0x0007
#define MII_STR_NATSEMI_DP83865 "DP83865 10/100/1000 PHY"
/* Plessey Semi. PHYs */
#define MII_MODEL_PLESSEY_NWK914 0x0000
#define MII_STR_PLESSEY_NWK914 "NWK914 10/100 PHY"
/* Quality Semi. PHYs */
#define MII_MODEL_QUALITYSEMI_QS6612 0x0000
#define MII_STR_QUALITYSEMI_QS6612 "QS6612 10/100 PHY"
/* Realtek PHYs */
#define MII_MODEL_xxREALTEK_RTL8169S 0x0011
#define MII_STR_xxREALTEK_RTL8169S "RTL8169S/8110S PHY"
#define MII_MODEL_REALTEK_RTL8201L 0x0020
#define MII_STR_REALTEK_RTL8201L "RTL8201L 10/100 PHY"
/* Seeq PHYs */
#define MII_MODEL_xxSEEQ_80220 0x0003
#define MII_STR_xxSEEQ_80220 "80220 10/100 PHY"
#define MII_MODEL_xxSEEQ_84220 0x0004
#define MII_STR_xxSEEQ_84220 "84220 10/100 PHY"
#define MII_MODEL_xxSEEQ_80225 0x0008
#define MII_STR_xxSEEQ_80225 "80225 10/100 PHY"
/* Silicon Integrated Systems PHYs */
#define MII_MODEL_xxSIS_900 0x0000
#define MII_STR_xxSIS_900 "900 10/100 PHY"
/* Standard Microsystems PHYs */
#define MII_MODEL_SMSC_LAN83C185 0x000a
#define MII_STR_SMSC_LAN83C185 "LAN83C185 10/100 PHY"
/* Texas Instruments PHYs */
#define MII_MODEL_xxTI_TLAN10T 0x0001
#define MII_STR_xxTI_TLAN10T "ThunderLAN 10baseT PHY"
#define MII_MODEL_xxTI_100VGPMI 0x0002
#define MII_STR_xxTI_100VGPMI "ThunderLAN 100VG-AnyLan PHY"
#define MII_MODEL_xxTI_TNETE2101 0x0003
#define MII_STR_xxTI_TNETE2101 "TNETE2101 PHY"
/* TDK PHYs */
#define MII_MODEL_TDK_78Q2120 0x0014
#define MII_STR_TDK_78Q2120 "78Q2120 10/100 PHY"
#define MII_MODEL_TDK_78Q2121 0x0015
#define MII_STR_TDK_78Q2121 "78Q2121 100baseTX PHY"
/* VIA Networking PHYs */
#define MII_MODEL_VIA_VT6103 0x0032
#define MII_STR_VIA_VT6103 "VT6103 10/100 PHY"
#define MII_MODEL_VIA_VT6103_2 0x0034
#define MII_STR_VIA_VT6103_2 "VT6103 10/100 PHY"
/* Vitesse PHYs */
#define MII_MODEL_VITESSE_VSC8601 0x0002
#define MII_STR_VITESSE_VSC8601 "VSC8601 10/100/1000 PHY"
/* XaQti PHYs */
#define MII_MODEL_XAQTI_XMACII 0x0000
#define MII_STR_XAQTI_XMACII "XMAC II Gigabit PHY"
|
