1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
|
/* $OpenBSD: atomic.h,v 1.3 2019/07/25 01:49:55 jsg Exp $ */
/**
* \file drm_atomic.h
* Atomic operations used in the DRM which may or may not be provided by the OS.
*
* \author Eric Anholt <anholt@FreeBSD.org>
*/
/*-
* Copyright 2004 Eric Anholt
* All Rights Reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice (including the next
* paragraph) shall be included in all copies or substantial portions of the
* Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
* OTHER DEALINGS IN THE SOFTWARE.
*/
#ifndef _DRM_LINUX_ATOMIC_H_
#define _DRM_LINUX_ATOMIC_H_
#include <sys/types.h>
#include <sys/mutex.h>
#include <machine/intr.h>
#include <machine/atomic.h>
#include <linux/types.h>
#define atomic_set(p, v) (*(p) = (v))
#define atomic_read(p) (*(p))
#define atomic_inc(p) __sync_fetch_and_add(p, 1)
#define atomic_dec(p) __sync_fetch_and_sub(p, 1)
#define atomic_add(n, p) __sync_fetch_and_add(p, n)
#define atomic_sub(n, p) __sync_fetch_and_sub(p, n)
#define atomic_add_return(n, p) __sync_add_and_fetch(p, n)
#define atomic_sub_return(n, p) __sync_sub_and_fetch(p, n)
#define atomic_inc_return(v) atomic_add_return(1, (v))
#define atomic_dec_return(v) atomic_sub_return(1, (v))
#define atomic_dec_and_test(v) (atomic_dec_return(v) == 0)
#define atomic_inc_and_test(v) (atomic_inc_return(v) == 0)
#define atomic_or(n, p) atomic_setbits_int(p, n)
#define atomic_cmpxchg(p, o, n) __sync_val_compare_and_swap(p, o, n)
#define cmpxchg(p, o, n) __sync_val_compare_and_swap(p, o, n)
#define atomic_set_release(p, v) atomic_set((p), (v))
static inline int
atomic_xchg(volatile int *v, int n)
{
__sync_synchronize();
return __sync_lock_test_and_set(v, n);
}
#define xchg(v, n) __sync_lock_test_and_set(v, n)
static inline int
atomic_add_unless(volatile int *v, int n, int u)
{
int o = *v;
do {
o = *v;
if (o == u)
return 0;
} while (__sync_val_compare_and_swap(v, o, o +n) != o);
return 1;
}
static inline int
atomic_dec_if_positive(volatile int *v)
{
int r, o;
do {
o = *v;
r = o - 1;
if (r < 0)
break;
} while (__sync_val_compare_and_swap(v, o, r) != o);
return r;
}
#define atomic_long_read(p) (*(p))
#ifdef __LP64__
typedef int64_t atomic64_t;
#define atomic64_set(p, v) (*(p) = (v))
#define atomic64_read(p) (*(p))
static inline int64_t
atomic64_xchg(volatile int64_t *v, int64_t n)
{
__sync_synchronize();
return __sync_lock_test_and_set(v, n);
}
#define atomic64_add(n, p) __sync_fetch_and_add_8(p, n)
#define atomic64_sub(n, p) __sync_fetch_and_sub_8(p, n)
#define atomic64_inc(p) __sync_fetch_and_add_8(p, 1)
#define atomic64_add_return(n, p) __sync_add_and_fetch_8(p, n)
#define atomic64_inc_return(p) __sync_add_and_fetch_8(p, 1)
#else
typedef struct {
volatile int64_t val;
struct mutex lock;
} atomic64_t;
static inline void
atomic64_set(atomic64_t *v, int64_t i)
{
mtx_init(&v->lock, IPL_HIGH);
v->val = i;
}
static inline int64_t
atomic64_read(atomic64_t *v)
{
int64_t val;
mtx_enter(&v->lock);
val = v->val;
mtx_leave(&v->lock);
return val;
}
static inline int64_t
atomic64_xchg(atomic64_t *v, int64_t n)
{
int64_t val;
mtx_enter(&v->lock);
val = v->val;
v->val = n;
mtx_leave(&v->lock);
return val;
}
static inline void
atomic64_add(int i, atomic64_t *v)
{
mtx_enter(&v->lock);
v->val += i;
mtx_leave(&v->lock);
}
#define atomic64_inc(p) atomic64_add(p, 1)
static inline int64_t
atomic64_add_return(int i, atomic64_t *v)
{
int64_t val;
mtx_enter(&v->lock);
val = v->val + i;
v->val = val;
mtx_leave(&v->lock);
return val;
}
#define atomic64_inc_return(p) atomic64_add_return(p, 1)
static inline void
atomic64_sub(int i, atomic64_t *v)
{
mtx_enter(&v->lock);
v->val -= i;
mtx_leave(&v->lock);
}
#endif
#ifdef __LP64__
typedef int64_t atomic_long_t;
#define atomic_long_set(p, v) atomic64_set(p, v)
#define atomic_long_xchg(v, n) atomic64_xchg(v, n)
#define atomic_long_cmpxchg(p, o, n) atomic_cmpxchg(p, o, n)
#else
typedef int32_t atomic_long_t;
#define atomic_long_set(p, v) atomic_set(p, v)
#define atomic_long_xchg(v, n) atomic_xchg(v, n)
#define atomic_long_cmpxchg(p, o, n) atomic_cmpxchg(p, o, n)
#endif
static inline int
atomic_inc_not_zero(atomic_t *p)
{
if (*p == 0)
return (0);
*(p) += 1;
return (*p);
}
/* FIXME */
#define atomic_set_int(p, bits) atomic_setbits_int(p,bits)
#define atomic_set_mask(bits, p) atomic_setbits_int(p,bits)
#define atomic_clear_int(p, bits) atomic_clearbits_int(p,bits)
#define atomic_clear_mask(bits, p) atomic_clearbits_int(p,bits)
#define atomic_andnot(bits, p) atomic_clearbits_int(p,bits)
#define atomic_fetchadd_int(p, n) __sync_fetch_and_add(p, n)
#define atomic_fetchsub_int(p, n) __sync_fetch_and_sub(p, n)
#define atomic_fetch_inc(p) __sync_fetch_and_add(p, 1)
#define atomic_fetch_xor(n, p) __sync_fetch_and_xor(p, n)
static inline atomic_t
test_and_set_bit(u_int b, volatile void *p)
{
unsigned int m = 1 << (b & 0x1f);
unsigned int prev = __sync_fetch_and_or((volatile u_int *)p + (b >> 5), m);
return (prev & m) != 0;
}
static inline void
clear_bit(u_int b, volatile void *p)
{
atomic_clear_int(((volatile u_int *)p) + (b >> 5), 1 << (b & 0x1f));
}
static inline void
set_bit(u_int b, volatile void *p)
{
atomic_set_int(((volatile u_int *)p) + (b >> 5), 1 << (b & 0x1f));
}
static inline void
__clear_bit(u_int b, volatile void *p)
{
volatile u_int *ptr = (volatile u_int *)p;
ptr[b >> 5] &= ~(1 << (b & 0x1f));
}
static inline void
__set_bit(u_int b, volatile void *p)
{
volatile u_int *ptr = (volatile u_int *)p;
ptr[b >> 5] |= (1 << (b & 0x1f));
}
static inline int
test_bit(u_int b, const volatile void *p)
{
return !!(((volatile u_int *)p)[b >> 5] & (1 << (b & 0x1f)));
}
static inline int
__test_and_set_bit(u_int b, volatile void *p)
{
unsigned int m = 1 << (b & 0x1f);
volatile u_int *ptr = (volatile u_int *)p;
unsigned int prev = ptr[b >> 5];
ptr[b >> 5] |= m;
return (prev & m) != 0;
}
static inline int
test_and_clear_bit(u_int b, volatile void *p)
{
unsigned int m = 1 << (b & 0x1f);
unsigned int prev = __sync_fetch_and_and((volatile u_int *)p + (b >> 5), ~m);
return (prev & m) != 0;
}
static inline int
__test_and_clear_bit(u_int b, volatile void *p)
{
volatile u_int *ptr = (volatile u_int *)p;
int rv = !!(ptr[b >> 5] & (1 << (b & 0x1f)));
ptr[b >> 5] &= ~(1 << (b & 0x1f));
return rv;
}
static inline int
find_first_zero_bit(volatile void *p, int max)
{
int b;
volatile u_int *ptr = (volatile u_int *)p;
for (b = 0; b < max; b += 32) {
if (ptr[b >> 5] != ~0) {
for (;;) {
if ((ptr[b >> 5] & (1 << (b & 0x1f))) == 0)
return b;
b++;
}
}
}
return max;
}
static inline int
find_next_zero_bit(volatile void *p, int max, int b)
{
volatile u_int *ptr = (volatile u_int *)p;
for (; b < max; b += 32) {
if (ptr[b >> 5] != ~0) {
for (;;) {
if ((ptr[b >> 5] & (1 << (b & 0x1f))) == 0)
return b;
b++;
}
}
}
return max;
}
static inline int
find_first_bit(volatile void *p, int max)
{
int b;
volatile u_int *ptr = (volatile u_int *)p;
for (b = 0; b < max; b += 32) {
if (ptr[b >> 5] != 0) {
for (;;) {
if (ptr[b >> 5] & (1 << (b & 0x1f)))
return b;
b++;
}
}
}
return max;
}
static inline int
find_next_bit(volatile void *p, int max, int b)
{
volatile u_int *ptr = (volatile u_int *)p;
for (; b < max; b+= 32) {
if (ptr[b >> 5] != 0) {
for (;;) {
if (ptr[b >> 5] & (1 << (b & 0x1f)))
return b;
b++;
}
}
}
return max;
}
#define for_each_set_bit(b, p, max) \
for ((b) = find_first_bit((p), (max)); \
(b) < (max); \
(b) = find_next_bit((p), (max), (b) + 1))
#define for_each_clear_bit(b, p, max) \
for ((b) = find_first_zero_bit((p), (max)); \
(b) < (max); \
(b) = find_next_zero_bit((p), (max), (b) + 1))
/* DRM_READMEMORYBARRIER() prevents reordering of reads.
* DRM_WRITEMEMORYBARRIER() prevents reordering of writes.
* DRM_MEMORYBARRIER() prevents reordering of reads and writes.
*/
#if defined(__i386__)
#define DRM_READMEMORYBARRIER() __asm __volatile( \
"lock; addl $0,0(%%esp)" : : : "memory");
#define DRM_WRITEMEMORYBARRIER() __asm __volatile("" : : : "memory");
#define DRM_MEMORYBARRIER() __asm __volatile( \
"lock; addl $0,0(%%esp)" : : : "memory");
#elif defined(__alpha__)
#define DRM_READMEMORYBARRIER() alpha_mb();
#define DRM_WRITEMEMORYBARRIER() alpha_wmb();
#define DRM_MEMORYBARRIER() alpha_mb();
#elif defined(__amd64__)
#define DRM_READMEMORYBARRIER() __asm __volatile( \
"lock; addl $0,0(%%rsp)" : : : "memory");
#define DRM_WRITEMEMORYBARRIER() __asm __volatile("" : : : "memory");
#define DRM_MEMORYBARRIER() __asm __volatile( \
"lock; addl $0,0(%%rsp)" : : : "memory");
#elif defined(__aarch64__)
#define DRM_READMEMORYBARRIER() __membar("dsb ld")
#define DRM_WRITEMEMORYBARRIER() __membar("dsb st")
#define DRM_MEMORYBARRIER() __membar("dsb sy")
#elif defined(__mips64__)
#define DRM_READMEMORYBARRIER() DRM_MEMORYBARRIER()
#define DRM_WRITEMEMORYBARRIER() DRM_MEMORYBARRIER()
#define DRM_MEMORYBARRIER() mips_sync()
#elif defined(__powerpc__)
#define DRM_READMEMORYBARRIER() DRM_MEMORYBARRIER()
#define DRM_WRITEMEMORYBARRIER() DRM_MEMORYBARRIER()
#define DRM_MEMORYBARRIER() __asm __volatile("sync" : : : "memory");
#elif defined(__sparc64__)
#define DRM_READMEMORYBARRIER() DRM_MEMORYBARRIER()
#define DRM_WRITEMEMORYBARRIER() DRM_MEMORYBARRIER()
#define DRM_MEMORYBARRIER() membar_sync()
#endif
#define smp_mb__before_atomic() DRM_MEMORYBARRIER()
#define smp_mb__after_atomic() DRM_MEMORYBARRIER()
#define smp_store_mb(x, v) do { x = v; DRM_MEMORYBARRIER(); } while (0)
#define mb() DRM_MEMORYBARRIER()
#define rmb() DRM_READMEMORYBARRIER()
#define wmb() DRM_WRITEMEMORYBARRIER()
#define smp_rmb() DRM_READMEMORYBARRIER()
#define smp_wmb() DRM_WRITEMEMORYBARRIER()
#define mmiowb() DRM_WRITEMEMORYBARRIER()
#endif
|