1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
|
/* Public domain. */
#ifndef _LINUX_IO_H
#define _LINUX_IO_H
#include <sys/types.h>
#include <sys/systm.h>
#include <sys/memrange.h> /* for MDF_WRITECOMBINE */
#include <linux/types.h>
#include <linux/atomic.h>
#include <linux/compiler.h>
#include <linux/vmalloc.h>
#define memcpy_toio(d, s, n) memcpy(d, s, n)
#define memcpy_fromio(d, s, n) memcpy(d, s, n)
#define memset_io(d, b, n) memset(d, b, n)
static inline u8
ioread8(const volatile void __iomem *addr)
{
uint8_t val;
barrier();
val = *(volatile uint8_t *)addr;
rmb();
return val;
}
static inline void
iowrite8(u8 val, volatile void __iomem *addr)
{
wmb();
*(volatile uint8_t *)addr = val;
}
#ifdef __sparc64__
/*
* On sparc64, bus_space_vaddr(9) returns a virtual address that has
* been mapped little-endian, so we should just use the CPU byte
* order.
*/
static inline u16
ioread16(const volatile void __iomem *addr)
{
uint16_t val;
barrier();
val = *(volatile uint16_t *)addr;
rmb();
return val;
}
static inline u32
ioread32(const volatile void __iomem *addr)
{
uint32_t val;
barrier();
val = *(volatile uint32_t *)addr;
rmb();
return val;
}
static inline u64
ioread64(const volatile void __iomem *addr)
{
uint64_t val;
barrier();
val = *(volatile uint64_t *)addr;
rmb();
return val;
}
static inline void
iowrite16(u16 val, volatile void __iomem *addr)
{
wmb();
*(volatile uint16_t *)addr = val;
}
static inline void
iowrite32(u32 val, volatile void __iomem *addr)
{
wmb();
*(volatile uint32_t *)addr = val;
}
static inline void
iowrite64(u64 val, volatile void __iomem *addr)
{
wmb();
*(volatile uint64_t *)addr = val;
}
#else
static inline u16
ioread16(const volatile void __iomem *addr)
{
uint16_t val;
barrier();
val = lemtoh16(addr);
rmb();
return val;
}
static inline u32
ioread32(const volatile void __iomem *addr)
{
uint32_t val;
barrier();
val = lemtoh32(addr);
rmb();
return val;
}
static inline u64
ioread64(const volatile void __iomem *addr)
{
uint64_t val;
barrier();
val = lemtoh64(addr);
rmb();
return val;
}
static inline void
iowrite16(u16 val, volatile void __iomem *addr)
{
wmb();
htolem16(addr, val);
}
static inline void
iowrite32(u32 val, volatile void __iomem *addr)
{
wmb();
htolem32(addr, val);
}
static inline void
iowrite64(u64 val, volatile void __iomem *addr)
{
wmb();
htolem64(addr, val);
}
#endif
#define readb(p) ioread8(p)
#define writeb(v, p) iowrite8(v, p)
#define readw(p) ioread16(p)
#define writew(v, p) iowrite16(v, p)
#define readl(p) ioread32(p)
#define writel(v, p) iowrite32(v, p)
#define readq(p) ioread64(p)
#define writeq(v, p) iowrite64(v, p)
int drm_mtrr_add(unsigned long, size_t, int);
int drm_mtrr_del(int, unsigned long, size_t, int);
#define DRM_MTRR_WC MDF_WRITECOMBINE
#endif
|