1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
|
/* $OpenBSD: qlw_pci.c,v 1.4 2014/03/06 18:09:17 kettenis Exp $ */
/*
* Copyright (c) 2011 David Gwynne <dlg@openbsd.org>
* Copyright (c) 2013, 2014 Jonathan Matthew <jmatthew@openbsd.org>
* Copyright (c) 2014 Mark Kettenis <kettenis@openbsd.org>
*
* Permission to use, copy, modify, and distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
#include "bio.h"
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/kernel.h>
#include <sys/malloc.h>
#include <sys/device.h>
#include <sys/sensors.h>
#include <sys/rwlock.h>
#include <machine/bus.h>
#include <dev/pci/pcireg.h>
#include <dev/pci/pcivar.h>
#include <dev/pci/pcidevs.h>
#ifdef __sparc64__
#include <dev/ofw/openfirm.h>
#endif
#include <scsi/scsi_all.h>
#include <scsi/scsiconf.h>
#include <dev/ic/qlwreg.h>
#include <dev/ic/qlwvar.h>
#ifndef ISP_NOFIRMWARE
#include <dev/microcode/isp/asm_1040.h>
#include <dev/microcode/isp/asm_1080.h>
#include <dev/microcode/isp/asm_12160.h>
#endif
#define QLW_PCI_MEM_BAR 0x14
#define QLW_PCI_IO_BAR 0x10
int qlw_pci_match(struct device *, void *, void *);
void qlw_pci_attach(struct device *, struct device *, void *);
int qlw_pci_detach(struct device *, int);
struct qlw_pci_softc {
struct qlw_softc psc_qlw;
pci_chipset_tag_t psc_pc;
pcitag_t psc_tag;
void *psc_ih;
};
struct cfattach qlw_pci_ca = {
sizeof(struct qlw_pci_softc),
qlw_pci_match,
qlw_pci_attach
};
static const struct pci_matchid qlw_devices[] = {
{ PCI_VENDOR_QLOGIC, PCI_PRODUCT_QLOGIC_ISP1020 },
{ PCI_VENDOR_QLOGIC, PCI_PRODUCT_QLOGIC_ISP1240 },
{ PCI_VENDOR_QLOGIC, PCI_PRODUCT_QLOGIC_ISP1080 },
{ PCI_VENDOR_QLOGIC, PCI_PRODUCT_QLOGIC_ISP1280 },
{ PCI_VENDOR_QLOGIC, PCI_PRODUCT_QLOGIC_ISP10160 },
{ PCI_VENDOR_QLOGIC, PCI_PRODUCT_QLOGIC_ISP12160 },
};
int
qlw_pci_match(struct device *parent, void *match, void *aux)
{
struct pci_attach_args *pa = aux;
/* Silly AMI MegaRAID exposes its ISP12160 to us. */
if (PCI_PRODUCT(pa->pa_id == PCI_PRODUCT_QLOGIC_ISP12160)) {
pcireg_t subid;
subid = pci_conf_read(pa->pa_pc, pa->pa_tag, PCI_SUBVEND_0);
if (PCI_VENDOR(subid) == PCI_VENDOR_AMI)
return (0);
}
return (pci_matchbyid(aux, qlw_devices, nitems(qlw_devices)) * 2);
}
void
qlw_pci_attach(struct device *parent, struct device *self, void *aux)
{
struct qlw_pci_softc *psc = (void *)self;
struct qlw_softc *sc = &psc->psc_qlw;
struct pci_attach_args *pa = aux;
pci_intr_handle_t ih;
u_int32_t pcictl;
pcireg_t bars[] = { QLW_PCI_MEM_BAR, QLW_PCI_IO_BAR };
pcireg_t memtype;
int r;
psc->psc_pc = pa->pa_pc;
psc->psc_tag = pa->pa_tag;
psc->psc_ih = NULL;
sc->sc_dmat = pa->pa_dmat;
sc->sc_ios = 0;
for (r = 0; r < nitems(bars); r++) {
memtype = pci_mapreg_type(psc->psc_pc, psc->psc_tag, bars[r]);
if (pci_mapreg_map(pa, bars[r], memtype, 0,
&sc->sc_iot, &sc->sc_ioh, NULL, &sc->sc_ios, 0) == 0)
break;
sc->sc_ios = 0;
}
if (sc->sc_ios == 0) {
printf(": unable to map registers\n");
return;
}
if (pci_intr_map(pa, &ih)) {
printf(": unable to map interrupt\n");
goto unmap;
}
printf(": %s\n", pci_intr_string(psc->psc_pc, ih));
psc->psc_ih = pci_intr_establish(psc->psc_pc, ih, IPL_BIO,
qlw_intr, sc, DEVNAME(sc));
if (psc->psc_ih == NULL) {
printf("%s: unable to establish interrupt\n", DEVNAME(sc));
goto deintr;
}
pcictl = pci_conf_read(pa->pa_pc, pa->pa_tag, PCI_COMMAND_STATUS_REG);
pcictl |= PCI_COMMAND_INVALIDATE_ENABLE |
PCI_COMMAND_PARITY_ENABLE | PCI_COMMAND_SERR_ENABLE;
/* fw manual says to enable bus master here, then disable it while
* resetting.. hm.
*/
pci_conf_write(pa->pa_pc, pa->pa_tag, PCI_COMMAND_STATUS_REG, pcictl);
pcictl = pci_conf_read(pa->pa_pc, pa->pa_tag, PCI_BHLC_REG);
pcictl &= ~(PCI_LATTIMER_MASK << PCI_LATTIMER_SHIFT);
pcictl &= ~(PCI_CACHELINE_MASK << PCI_CACHELINE_SHIFT);
pcictl |= (0x80 << PCI_LATTIMER_SHIFT);
pcictl |= (0x10 << PCI_CACHELINE_SHIFT);
pci_conf_write(pa->pa_pc, pa->pa_tag, PCI_BHLC_REG, pcictl);
pcictl = pci_conf_read(pa->pa_pc, pa->pa_tag, PCI_ROM_REG);
pcictl &= ~1;
pci_conf_write(pa->pa_pc, pa->pa_tag, PCI_ROM_REG, pcictl);
switch (PCI_PRODUCT(pa->pa_id)) {
case PCI_PRODUCT_QLOGIC_ISP1020:
sc->sc_isp_gen = QLW_GEN_ISP1040;
sc->sc_isp_type = QLW_ISP1040;
sc->sc_numbusses = 1;
if (PCI_REVISION(pa->pa_class) < 2)
sc->sc_clock = 40; /* ISP1020/1020A */
else
sc->sc_clock = 60; /* ISP1040/1040A/1040B/1040C */
break;
case PCI_PRODUCT_QLOGIC_ISP1240:
sc->sc_isp_gen = QLW_GEN_ISP1080;
sc->sc_isp_type = QLW_ISP1240;
sc->sc_numbusses = 2;
sc->sc_clock = 60;
break;
case PCI_PRODUCT_QLOGIC_ISP1080:
sc->sc_isp_gen = QLW_GEN_ISP1080;
sc->sc_isp_type = QLW_ISP1080;
sc->sc_numbusses = 1;
sc->sc_clock = 100;
break;
case PCI_PRODUCT_QLOGIC_ISP1280:
sc->sc_isp_gen = QLW_GEN_ISP1080;
sc->sc_isp_type = QLW_ISP1280;
sc->sc_numbusses = 2;
sc->sc_clock = 100;
break;
case PCI_PRODUCT_QLOGIC_ISP10160:
sc->sc_isp_gen = QLW_GEN_ISP12160;
sc->sc_isp_type = QLW_ISP10160;
sc->sc_numbusses = 1;
sc->sc_clock = 100;
break;
case PCI_PRODUCT_QLOGIC_ISP12160:
sc->sc_isp_gen = QLW_GEN_ISP12160;
sc->sc_isp_type = QLW_ISP12160;
sc->sc_numbusses = 2;
sc->sc_clock = 100;
break;
default:
printf("unknown pci id %x", pa->pa_id);
return;
}
#ifndef ISP_NOFIRMWARE
switch (sc->sc_isp_gen) {
case QLW_GEN_ISP1040:
sc->sc_firmware = isp_1040_risc_code;
break;
case QLW_GEN_ISP1080:
sc->sc_firmware = isp_1080_risc_code;
break;
case QLW_GEN_ISP12160:
sc->sc_firmware = isp_12160_risc_code;
break;
}
#endif
if (qlw_attach(sc) != 0) {
/* error printed by qlw_attach */
goto deintr;
}
return;
deintr:
pci_intr_disestablish(psc->psc_pc, psc->psc_ih);
psc->psc_ih = NULL;
unmap:
bus_space_unmap(sc->sc_iot, sc->sc_ioh, sc->sc_ios);
sc->sc_ios = 0;
}
int
qlw_pci_detach(struct device *self, int flags)
{
struct qlw_pci_softc *psc = (struct qlw_pci_softc *)self;
struct qlw_softc *sc = &psc->psc_qlw;
int rv;
if (psc->psc_ih == NULL) {
/* we didnt attach properly, so nothing to detach */
return (0);
}
rv = qlw_detach(sc, flags);
if (rv != 0)
return (rv);
pci_intr_disestablish(psc->psc_pc, psc->psc_ih);
psc->psc_ih = NULL;
bus_space_unmap(sc->sc_iot, sc->sc_ioh, sc->sc_ios);
sc->sc_ios = 0;
return (0);
}
|
